LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Nikolaos Kavvadias<nkavv@p...>
    Date: Wed May 16 12:32:39 CEST 2007
    Subject: [oc] Veilog 2001 cores
    Top
    -----BEGIN PGP SIGNED MESSAGE-----
    Hash: SHA1

    David Buck wrote:

    > Any cores available which make extensive use of Verilog 2001?
    > Especially the generate, for, if and case statements. Also
    > multi-dimensional arrays..
    >
    >
    > ----------------------------------------------------------------------
    >
    >
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores

    Although not Verilog evolution closely, i can see (from your post)
    that Verilog-2001 has just ripped-off some of the good stuff in VHDL.

    I'm not sure why would anyone want to right cores in a language
    (Verilog-2001, SystemVerilog) that most people are reluctant to learn
    (time investment) and use.

    90% people would use either one: Verilog (1995), VHDL (1993).

    -----BEGIN PGP SIGNATURE-----
    Version: GnuPG v1.4.0 (MingW32)
    Comment: Using GnuPG with Thunderbird - http://enigmail.mozdev.org

    iD8DBQFGSt3HMPiy0tCWlz4RAjgRAKCaSWfwNE+STVP+OuOZkNk5p3Z/5ACfSIA8
    TQASdDqsM75Af6vYjjYUKZ0=
    =vij7
    -----END PGP SIGNATURE-----


    ReferenceAuthor
    [oc] Veilog 2001 coresDavid Buck

    Follow upAuthor
    [oc] Veilog 2001 coresGuy Hutchison

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.