LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Igor Mohor<igor.mohor@g...>
    Date: Thu May 10 09:22:01 CEST 2007
    Subject: [oc] Question on Ethernet MAC 10/100 Mbps
    Top
    If you take the wishbone spec (you'll find that somewhere on the Opencores
    website), you'll see how the interface is done.

    To understand how to operate with Ethernet MAC IP Core, you need to read the
    RX and TX Buffer Description in the Ethernet Specification.

    The general idea is to have some memory connected to the system (via memory
    interface that uses wishbone (this is not part if Eth MAC)). In case that
    you want to send the data, you need to store the packet to that memory and
    then you tell the Ethernet MAC where the packet is located by setting the
    proper BD (buffer descriptor). Once you set the "ready" bit in BD, Ethernet
    MAC takes the data from the address where the BD points to and sends it out.
    It is similar for reception.

    I'm not sure in which state the test bench is at this moment. I'm sure that
    most of things are working. I'm using a different test bench, which was
    improved a lot. I do that because I also provide the commercial license for
    the Ethernet MAC IP Core. It comes with all updates, improvements, higher
    throughput, support, etc.


    Regards,
    Igor


    On 5/10/07, attachment.htm

    ReferenceAuthor
    [oc] Question on Ethernet MAC 10/100 MbpsYeuchaucheng

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.