LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: H. Peter Anvin<hpa@z...>
    Date: Thu May 10 07:25:20 CEST 2007
    Subject: [oc] Ethernet tri-mode
    Top
    Matt Ettus wrote:
    >
    >>> altsyncram always have registered inputs (address and data.) The
    >>> instantiation you showed has unregistered outputs.
    >>>
    >
    > Thanks. I wonder if anyone besides the author has been able to use this
    > core.

    Well, it's pretty easy if you're targetting an Altera platform :)

    -hpa

    ReferenceAuthor
    [oc] Ethernet tri-modeMatt Ettus

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.