LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: D R<heedaf@e...>
    Date: Mon Mar 26 07:46:02 CEST 2007
    Subject: [oc] I2C Open Drain VHDL Implementation
    Top
    I'm still working on getting the I2C core working but I'm a little bit confused. It probably is simple but I can't figure it out. How do I implement the open drain and how is the line pulled to VCC? I've figured out how to do it in the schematic layout but I'm not sure on the VHDL side. How does the open-drain relate to the tri state buffer?
    Any help would be greatly appreciated.
    Thanks,
    DR

    _______________________________________________
    Join Excite! - attachment.htm

    Follow upAuthor
    [oc] I2C Open Drain VHDL ImplementationRichard

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.