LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: dejun.hu at gmail.com<dejun.hu@g...>
    Date: Tue Sep 5 19:42:01 CEST 2006
    Subject: [oc] Project Name: Synchronous-DRAM Controller
    Top

    ----- Original Message -----
    From: "Jean-Francois.Biziere + etude.meea"
    <biziere@i...>
    To: cores@o...
    Date: Thu, 30 Mar 2000 09:31:23 +0200
    Subject: [oc] Project Name: Synchronous-DRAM Controller

    >
    >
    > Hello,
    >
    > I am fourth years student in electronic engineering.
    > I am in training period. I am in charge to design a nano-automate.
    > In this
    > application I need a SDRAM so I need a SDRAM Controller too.
    > I am extremely interested in your product and I would like to get
    > as soon as
    > possible more information.
    > Example: Is it possible to have the Synchronous-DRAM Controller in
    > verilog model?
    > Is it available now? and what is its cost (perhaps free)?
    >
    > -----------------------------------------------------
    > This mail sent through IMP: http://web.horde.org/imp/
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.