LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: dejun.hu at gmail.com<dejun.hu@g...>
    Date: Tue Sep 5 19:39:21 CEST 2006
    Subject: [oc] project
    Top

    ----- Original Message -----
    From: Mike Delaney<mmdst23@g...>
    To:
    Date: Sun Mar 19 00:17:20 CET 2006
    Subject: [oc] project

    > Did you look at any of the projects on the OpenCores website?
    >
    > On 3/18/06, suchitasoni at gmail.com <suchitasoni at
    > gmail.com> wrote:
    > > hi,
    > > i am ME(electronics) student and working on my project
    > "Synthesizable
    > > synchronous DRAM controller core" i want't some
    > information regading
    > > this subject for the project report preparation plz help me if
    > u can...
    > > thanks,
    > > suchita
    > > _______________________________________________
    > > http://www.opencores.org/mailman/listinfo/cores
    > >
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.