LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: subin<subin_cet@r...>
    Date: Sat Jul 1 13:24:36 CEST 2006
    Subject: [oc] Any one have ddr controller for MT46V32M16 -6
    Top

    Yes,
    But i think it's not supporting my board. That controller actually need two differential clocks and in my board there is only one. And also the pin assigmnent (showing error in the verify ucf tool). I tried it but it's not working in the hardware.i chose the chipscope to debug i all the inputs (dq and daddr) are showing zero even though i am driving it will vaid values from the testbench. and i am not getting anything from the ddr too(reading).
    The par simulation model is also not working.
    regards
    subin

    On Fri, 30 Jun 2006 Mike Delaney wrote :
    >Did you try the Xilinx Memory Interface Generator?
    >
    >On 6/29/06, attachment.htm

    Follow upAuthor
    [oc] Any one have ddr controller for MT46V32M16 -6Mike Delaney

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.