LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Richard Herveille<richard@h...>
    Date: Wed Jun 21 23:42:07 CEST 2006
    Subject: [oc] vhdl vga_core
    Top
    The verilog one is the currently supported version.
    Simply because more people ask for verilog then for VHDL and the core is too
    complex to fully support 2 versions.

    Richard


    -----Original Message-----
    From: cores-bounces@o... [mailto:cores-bounces@o...] On
    Behalf Of Sébastien Pelletier
    Sent: Tuesday, June 20, 2006 10:49 PM
    To: Discussion list about free open source IP cores
    Subject: [oc] vhdl vga_core

    Hi everyone,

    Did someone documented the difference between the VHDL sources of the
    vga_core and the verilog one. Is there some issues that it could be
    good to know for the vhdl core

    ps: Thank you Richard H. for your core, It is the only one on the web
    that have all these specs (in the open world.)

    Sébastien Pelletier
    _______________________________________________
    http://www.opencores.org/mailman/listinfo/cores


    ReferenceAuthor
    [oc] vhdl vga_coreSébastien Pelletier

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.