LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Sébastien Pelletier<monsieur_mac@y...>
    Date: Tue Jun 20 22:49:22 CEST 2006
    Subject: [oc] vhdl vga_core
    Top
    Hi everyone,

    Did someone documented the difference between the VHDL sources of the
    vga_core and the verilog one. Is there some issues that it could be
    good to know for the vhdl core

    ps: Thank you Richard H. for your core, It is the only one on the web
    that have all these specs (in the open world.)

    Sébastien Pelletier

    Follow upAuthor
    [oc] vhdl vga_coreRichard Herveille

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.