LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Avi Blanka<avi_blanka@y...>
    Date: Wed Jun 14 15:33:18 CEST 2006
    Subject: [oc] Questions regarding or1k code generation
    Top
    Dear all,

    Is any body used Or1k and can help me by answering to this questions:

    1. Can you please advise how to arrange the code image? (How to arrange ram.ld file).

    2. Is there a tool for conversion the build output into a file that can be loaded into the board?
    Is there a specific tool for conversion to Xilinx ram format?

    3. In some code samples there is a reset.S file which implements reset starting from address 0x100
    How does it suit the ram.ld declarations?

    4. What is the sequence that causes the CPU to jump to first code instruction declared in ram.ld file?

    Regards,
    Avi Blanka

    __________________________________________________
    Do You Yahoo!?
    Tired of spam? Yahoo! Mail has the best spam protection around
    attachment.htm

    Follow upAuthor
    [oc] Questions regarding or1k code generationNir Mor

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.