Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: ferrarino<ferrarino82@y...>
Date: Thu Feb 23 11:11:40 CET 2006
Subject: [oc] I2C ip core integration for ALTERA FPGAs

Hello,
I have created the avalon bus as Guido told in this post.
I wanted to know if he used the wrapper to convert the address bus from
unisgned to standard logic vector.....or not?
If yes, I have no idea of how to do it....any suggestions?
After created the avalon bus, have I to use the oc_i2c_master.h function to
write and read the I2C?

thanks,
Giuseppe
--
View this message in context: http://www.nabble.com/Re%3A-I2C-ip-core-integration-for-ALTERA-FPGAs-t995020.html#a3086749
Sent from the OpenCores - IP Cores forum at Nabble.com.

Follow up	Author
[oc] I2C ip core integration for ALTERA FPGAs	Ferrarino