LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Colin Bathe<colin.opencores.cores@s...>
    Date: Mon Feb 13 12:47:21 CET 2006
    Subject: [oc] to stuart...
    Top
    No it was not a joke. That is the going rate for the work that you required
    doing.

    A lot of people post here looking for someone else to do a job for them for
    free thinking it is easy. VHDL/Verilog design is not easy as you will find
    if you give it a go.

    You will get help with problems here once you have made attempts yourself
    but don't expect a free ride.

    > hey stuart...
    >
    > is that $150,000 thingy a joke???
    >
    > btw...if u can really help me out with the subject it will be cool

    --
    No virus found in this outgoing message.
    Checked by AVG Free Edition.
    Version: 7.1.375 / Virus Database: 267.15.6/258 - Release Date: 13/02/2006


    ReferenceAuthor
    [oc] to stuart...Shikhanshu

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.