LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ghuber at opencores.org<ghuber@o...>
    Date: Sat Sep 10 04:50:31 CEST 2005
    Subject: [oc] any help needed?
    Top
    Stuart,

    In the past week I started the gh_vhdl_lib project.

    It is a collection of VHDL parts for use as building blocks to help in
    building larger blocks – if you can think of any designs that would be a
    useful addition to the library, let me know.

    George


    ----- Original Message -----
    From: stuart_hoad at hotmail.com<stuart_hoad@h...>
    To:
    Date: Thu Sep 8 11:11:46 CEST 2005
    Subject: [oc] any help needed?

    > Hi,
    > I'm a digital ASIC designer in the UK with a few spare cycles and
    > was
    > wondering if anyone needed any help with an ongoing or new project
    > (I
    > apologise if the cores forum is not quite the right one for this,
    > if not can
    > you point me in the right direction).
    > I am currently working for a company doing some way-out-there
    > mostly back-end stuff, so would kind of like to maintain/enhance my
    > front-end design skills.
    > I've checked out the list of projects (I've often considered some
    > of
    > them for commercial designs over the past few years), but most seem
    > to be at a pretty advanced or complete stage so I'm not sure I can
    > contribute much there.
    > I have a few ideas for a processor project of my own, but I'm not
    > going
    > to be at a point to really start developing it for a few months yet
    > -
    > more on this later :-)
    > Here's a quick 'resume' so you can determine if I'm any use to you!
    > Digital ASIC Design Engineer (Chartered Engineer)
    > Most of my experience in VHDL, with a little Verilog (but could do
    > with
    > some practice on the verilog side!)
    > Experienced with all sorts of digital ASIC/FPGA design tools
    > (ModelSim,
    > Cadence, Synopsys, Xilinx, etc).
    > Lead designer (digital) for several commercial designs, including a
    > new
    > CPU design amongst others. Most of the recent stuff I've worked on
    > has
    > been v. low power/cost designs
    > I have access to a range of commercial design tools (within reason
    > of
    > not interfering with my companys business!)
    > Have studied and have a lot of interest in high performance
    > and 'different' processor/DSP architectures.
    > Not really a softy, but have a bit of previous there, so can hack
    > out
    > some assembler code, perl or C/C++ if pushed!
    > Chief pedant when it comes to design strategy/docs! :-)
    > If I can be of any assistance, let me know.
    > Stuart.
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.