LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Anna D. Ashley<ada@c...>
    Date: Mon Aug 29 17:19:33 CEST 2005
    Subject: [oc] DDR SDRAM controller
    Top
    Hi all,

    meanwhile I had some questions from some of you about my problem and
    solutions. Unfortunately I have not solved this problem and it seems to
    be no solution. MIG007 works with a couple of test boards supported by
    Xilinx and does not work with the rest (or I could not find out how to
    bring it to work). So I switched to the open cores DDR SDRAM controller
    design but it is going not so fast because there is no any
    help\documentation\support.
    If someone would solve the problem just let me know.
    Also if someone has already used open cores controller please tell me.

    Best,
    Anna


    xjf77@o... wrote:

    >Hi, Anna,
    > I am also working on DDR SDRAM Controller. Would you please tell me
    >if you have solved this problem? If yes, which tool did you use? MIG007
    >or open core from here?
    > Cheers,
    >xjf77
    >
    >----- Original Message -----
    >From: ada at cwazy.co.uk<ada@c...>
    >To:
    >Date: Wed Aug 10 12:06:43 CEST 2005
    >Subject: [oc] DDR SDRAM controller
    >
    >
    >


    ReferenceAuthor
    [oc] DDR SDRAM controllerXjf77

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.