LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: raphael.ponsard at ac-grenoble.fr<raphael.ponsard@a...>
    Date: Sun Aug 28 21:41:24 CEST 2005
    Subject: [oc] SoC Processor design at gate level for edu
    Top
    Hi Folks,

    For educational purpose (Von Neumann architecture demo), I am looking
    for a System On Chip Processor :
    - very simple
    - gate level design (no VHDL, only AND,NAND, shifter, ...)
    - true running system (low cost xilinx or altera demo board)

    regards
    Raph

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.