|
Message
From: Shawn Tan<shawn.tan@a...>
Date: Mon Jul 25 23:48:26 CEST 2005
Subject: [oc] Project Beginnings
Hi,> I am interested in starting a project on here to create a standard 5
> stage pipeline MIPS core from the ground up. I know it's probably been
> beaten to death, but it's what I know.
If you want to work on a MIPS core.. I find the book on the R2000 architecture
by Kane to be really useful.. It has all the necessary details...
> Before I start this, however, I have a few questions. I know VHDL but
> it seems as though most projects on here are Verilog. Is there a
> reason for this? I have been writing my VHDL in Symphony EDA (Free
<noflame>Verilog is supposed to be slightly lower level than VHDL and produces
better results than VHDL.. VHDL is often taught in schools but Verilog is
quite often used in industry...</noflame>
That being said, if you're interested to learn, you could do a conversion from
Verilog to VHDL or vice-versa.. It'll give you a chance to learn and compare
both languages..
> version) but it is a crippled, reduced speed version. I was wondering
> if there was anything better that you can recommend. I would like to
> work in Linux, but if I must I can work in Windows.
There are several verilog software.. icarus and cver comes to mind.. don't
know any vhdl ones though.. Alternatively, you could use say, the Xilinx ISE
(which has a free linux version as well).. It'll happily do both languages..
> Also, does anyone have any guides/comments/tips for me before I start,
> either MIPS related or general core design?
Yes... having done a few processor designs.. Besides Kane, the book on
computer architecture from H&P as suggested by another post.. Plus plenty of
paper... Get your design down on paper (down to the last flip-flop) before
you even start with a single line of code... It will save you a lot more
time...
Another advice, study the codes from the different chips available online..
I've always found it much faster to learn from code...
> I plan on this being a work in progress for a while and I will
> probably only submit a project when this becomes somewhat substantial.
Good luck!!!
cheers..
--
with metta,
Shawn Tan
|
 |
Browse
