LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: misc9 at kwcpa.com<misc9@k...>
    Date: Fri Jun 10 21:31:33 CEST 2005
    Subject: [oc] looking for I2C Slave Verilog RTL...
    Top
    Does anyone know of a trustable I2C-compatible SLAVE-only design,
    preferably with clock stretching, 400KHz operation, and an internal
    interface that acts as a master?

    Thanks very much
    /j

    (I used a dummy, though respondable-to address for the From field as I
    don't want my real address posted where spammers can see it. you can
    also respond to jwinston - A T - radiospire - D O T - com

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.