LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: dannoritzer at web.de<dannoritzer@w...>
    Date: Mon Apr 19 07:29:49 CEST 2004
    Subject: [oc] A simulator and compiler for VHDL
    Top

    ----- Original Message -----
    From: Ejain<mail@e...>
    To:
    Date: Mon Feb 2 18:31:32 CET 2004
    Subject: [oc] A simulator and compiler for VHDL

    > Hi I am at present using VHDL Simili (Sonata) for simulator and
    > compiler for VHDL . Can anyone suggest a better simulator and
    > compiler
    > Regards
    > Abhishek jain
    > -------------- next part --------------
    > An HTML attachment was scrubbed...
    > URL: attachment.htm
    >
    >

    Hi Abhishek,

    I started using VHDL Simili, but at the moment my requirements are not
    that hard. So I am still using the free version, but consider buying a
    license, once my projects get bigger.

    I would appreciate if you could share some experience, what you don't
    like about VHDL Simili (compiler and simulator), or what limitations
    you ran into with it.

    What is compelling to me is the price and that it runs under Linux,
    but I don't have any idea how powerfull it is when it comes to bigger
    projects.

    Thanks for your thoughts.

    Regards

    Guenter




    Follow upAuthor
    [oc] A simulator and compiler for VHDLTom Hawkins

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.