LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: John Kent <jekent@o...>
    Date: Sat, 20 Sep 2003 12:19:48 +1000
    Subject: [oc] Mathematical modeling of FPGA functions
    Top

    
    Hi,
    
    This question really follows on from the"free place & route" thread.
    I hear a lot about LabView providing simulation of things like
    filter design that can spit out a VHDL or Verilog design once the
    simulation is right. Given that I'm a home user, and don't have much money
    to spend on such things, I was wondering if it was possible to build
    a library under SCILAB, which is a free scientific functions package.
    
    http://www-rocq.inria.fr/scilab/
    
    I could not find any VHDL library functions for SCILAB and
    I'm not even sure if that is the best package to start with.
    I'd like to experiment with some adaptive equaliser algorithms and
    some image processing algorithms.
    It would be pretty neat to be able to simulate the design using
    VHDL library models, in something like SCILAB and then spit
    out the design at the end.
    
    I've heard a little about things like System C, but could not get the
    package to compile under cygwin.
    
    John.
    
    -- 
    http://members.optushome.com.au/jekent
    
    
    
    
    
    

    ReferenceAuthor
    [oc] I2C VHDL moduleDilip_m_a

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.