LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Gengbo" <geng_bo@s...>
    Date: Tue, 17 Jun 2003 09:11:55 +0800
    Subject: [oc] help,TMAX question.
    Top
    hello,
     
       I got some problem in using TMAX,we add the clock gating cell to the design by DC and PowerCompiler,the logic comparsion is also ok, but failed in running the TMAX generated patterns, and if we removed the clock gating cell,the pattern can pass.Does it some special in using TMAX for design with clock gating cells design?
       Could some body help me with that problem? Thanks.
     
    your's GB

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.