LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: leire.rubio@a...
    Date: Tue, 29 Apr 2003 10:40:41 -0100
    Subject: [oc] test_bench
    Top

    Hello, I would like to know more about test_benches. What are they for? 
Are they only for simulation or can be used for verification? Are they 
placed into the FPGA?
Thanks in advance, Leire

    Follow upAuthor
    Re: [oc] test_benchJohn Sheahan
    Re: [oc] test_benchColin Marquardt
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.