LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: yanzhang1999@h...
    Date: Mon, 21 Apr 2003 06:39:04 -0100
    Subject: Re: [oc] NEWS-FLASH: Free VHDL to Verilog Translator
    Top

    Hi, All,
     
    I could not successfully compile the vhd2vl program for windows. I got 
    source file from following link,
     
    http://www.ocean-logic..com/pub/vhd2vl.tgz
     
    I build cygwin and gcc, bison and flex in my w2k, but the gcc found a 
    lot of format error.
     
    Would someone help me?
     
    Besides, could any one tell me how to make executable in cygwin. The 
    make install file have to  use some "make".
     
    Thanks!
     
    Yan
    ----- Original Message ----- 
    From: Rudolf Usselmann <rudi@a... > 
    To: OpenCores Mailing List <cores@o... > 
    Date: Sat, 21 Sep 2002 20:09:47 +0700 
    Subject: [oc] NEWS-FLASH: Free VHDL to Verilog Translator 
    
    > 
    > 
    > 
    > I don't know if you guys have seen this but there is a free 
    > VHDL to Verilog translation tool that was mentioned in a 
    > recent EEtimes article. 
    > 
    > This is the EEtimes article: 
    > http://www.eetasia.com/ART_8800272174_499481,499482.HTM 
    > 
    > This is the company offering it (download page): 
    > at www.ocean-logic.com/downloads.htm 
    > 
    > Regards, 
    > rudi 
    > 
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.