LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: John Sheahan <jrsheahan@o...>
    Date: Fri, 14 Mar 2003 08:24:08 +1100
    Subject: Re: [oc] a newbie question
    Top

    On Wed, Mar 12, 2003 at 11:16:49AM -0800, Ken Lim wrote:
    > How do you estimate the gate count from a vhdl code ?
    > Thanks.
    > 
    > Ken
    
    the easy way is to synthesize it.
    
    The estimation way is to count the flipflops, which is easy
    enough from the processes.
    
    Multiply by 20.  (10 gates for an asic flop, half the gates are in
    flops)
    
    this is suprisingly accurate for anything not small.
    It is influenced by style - but not vastly.   With a little practice
    a fudge factor is possible.
    
    john
    
    
    

    ReferenceAuthor
    [oc] a newbie questionKen Lim

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.