|
Message
From: zhangzhen527@s...
Date: Mon, 9 Dec 2002 09:32:14 -0100
Subject: [oc] functional model
I am writing a functional model about ip bus interface in veriolog,and I
need some material like books,electrical documents and source code to
finish my task.If someone has these kinds of material or had written a
functional model in verilog,please help me!!thank you very much!!
my email addr:zhangzhen527@s...
zhangzhen@h...
|
 |