LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rajaraman Natanasabapathy <rajaraman_ece@y...>
    Date: Fri, 6 Dec 2002 02:21:39 -0800 (PST)
    Subject: [oc] Need of MEM ctrol IP core
    Top

    Hello,
      I want the "Memory controller IP core" Verilog
    code,for my friend.
      Can Anybody plz tell me the exact postion from which
    i can download.
      Thanks in advance for giving me the exact location.
      Regards Rajaraman.
    --- jesus@o... wrote:
    > > VHDL.. Has someone added the missing registers to
    > the existing 
    > > designs or knows another 16550 like UART? It would
    > be great if I 
    > > don’t have to write it on my own. 
    > 
    > If you can get by without the FIFO there is a 16450
    > UART
    > in the T80 project:
    > 
    >
    http://www.opencores.org/cvsweb.shtml/t80/rtl/vhdl/T16450.vhd
    > 
    > /Daniel
    > 
    > 
    
    
    
    
    

    ReferenceAuthor
    Re: [oc] UART 16550 core in VHDLJesus

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.