LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Igor Mohor" <igorm@o...>
    Date: Mon, 21 Jan 2002 11:09:08 +0100
    Subject: RE: [oc] Wishlist problems
    Top

    File was acctually not missing, it is here:
    http://www.opencores.org/cvsweb.shtml/common/generic_memories/rtl/verilog/
    
    I forgot to tell you. Sorry. I have to add a file generic_tpram.v to the
    ethernet that
    will be a link to the real file.
    
    Regards,
    	Igor
    
    
    
    
    > -----Original Message-----
    > From: owner-cores@o... [mailto:owner-cores@o...]On
    > Behalf Of Billditt@a...
    > Sent: 18. januar 2002 18:23
    > To: cores@o...
    > Subject: [oc] Wishlist problems
    >
    >
    > How do I check in a <new> file in ethernet core.
    > I have a behavioural file that was missing ,generic_tpram.v.
    >     ditt
    > 
    >
    
    
    
    

    ReferenceAuthor
    [oc] Wishlist problemsBillditt

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.