LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    By category :: Last updated :: Last created :: Most popular :: Best rated    

    Category :: Coprocessor

    We use a few icons to help identify projects:

      Indicates new project, that has been added in the last 30 days.
      Indicates project that is ready to use
      Indicates a WISHBONE Compliant Core

    VLM = Visits Last Month (how many people accessed project)
    Top

    CF Reconfigurable Computing Array
     
    Updated on: 08-May-2008   VLM: 176
    Confluence generated reconfigurable computing array.   Category :: Coprocessor
    Development status :: Production/Stable
    Top

     

    Floating Point Unit
     
    Updated on: 10-Jan-2005   VLM: 627
    This is a single precision floating point unit. It is fully IEEE 754 compliant. It can currently perform Add/Sub, Mul and Divide operations, as well as integer to floating point and floating point to integer conversions.   Category :: Coprocessor
    Language :: Verilog
    Development status :: Production/Stable
    Top

     

    FPU
     
    Updated on: 29-Jun-2008   VLM: 1014
    The floating point unit (FPU) implemented during this project, is a 32-bit processing unit, which does arithmetic operations on floating point numbers. The FPU complies fully with the IEEE 754 Standard.   Category :: Arithmetic core
    Category :: Coprocessor
    Language :: VHDL
    Phaze :: FPGA proven
    Development status :: Production/Stable
    Top

     

    Matrix Implementation on a Linear Systolic Array
     
    Updated on: 15-Oct-2007   VLM: 137
    The project aims at implementing a 4 x 4 matrix implementation using a linear systolic array. This project could be used as the starting point for higher order scaling of the matrix and can be used as the start up design for performing various ot...   Category :: Coprocessor
    Language :: VHDL
    License :: GPL
    Development status :: Planning
    Top

     


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.